




DAC812



Ultra-High Speed DIGITAL-TO-ANALOG CONVERTER

FEATURES

- 12-BIT RESOLUTION AND ACCURACY
- 55nsec CURRENT OUTPUT SETTLING TIME
- TTL-COMPATIBLE INPUTS
- MONOTONIC OVER ENTIRE TEMPERATURE RANGE
- LINEARITY ERROR LESS THAN $\pm 1/2$ LSB OVER TEMPERATURE RANGE (C GRADE)
- HERMETIC METAL PACKAGE

DESCRIPTION


The DAC812 is an ultra-fast-settling 12-bit current-output D/A converter with TTL-compatible inputs packaged in a 24-pin dual-wide dual-in-line hermetic metal package.

The current output settles to $\pm 0.012\%$ of full scale range in 55nsec, typical (65nsec, max., C grade; 80nsec, max., B grade).

The DAC812 utilizes a monolithic 12-bit switch chip with stable, compatible thin-film resistors to achieve fast settling time and excellent stability over temperature and time. An internal applications resistor for use with an external op amp is included to convert the output current into a voltage for 0V to +10V or -5V to +5V ranges.

An output voltage compliance range of +4V to -4V allows the generation of an output voltage without using an external output amplifier.

The DAC812 comes in two drift grades. The linearity error of the C grade is guaranteed to be within $\pm 1/2$ LSB over the temperature range of -25°C to +85°C. Gain drift of the C grade is ± 20 ppm/°C (max) and bipolar offset drift is ± 10 ppm of FSR/°C (max). The B grade has a linearity error of ± 1 LSB over the temperature range and a maximum gain drift and bipolar offset drift of ± 40 ppm/°C and ± 15 ppm/°C, respectively.



International Airport Industrial Park - P.O. Box 11400 - Tucson, Arizona 85734 - Tel. (602) 746-1111 - Twx: 910-952-1111 - Cable: BBRCORP - Telex: 66-6491

PDS-509C

SPECIFICATIONS

ELECTRICAL

At $T_A = +25^\circ\text{C}$, rated power supplies, and after 5-minute warm-up unless otherwise noted.

MODEL	DAC812CM			DAC812BM			UNITS
	MIN	TYP	MAX	MIN	TYP	MAX	
INPUT							
DIGITAL INPUT Resolution; CSB, COB Logic Inputs: V_{IH} V_{IL} $I_{IH}, V_I = +2.7\text{V}$ $I_{IL}, V_I = +0.4\text{V}$	+2.0 0.0		12 +5.25 +0.8 +40 -1.8	*		*	Bits V V μA mA
TRANSFER CHARACTERISTICS							
ACCURACY Linearity Error Differential Linearity Error Gain Error ⁽²⁾ Offset Error ⁽²⁾ : Unipolar Bipolar Monotonicity Temp. Range (min)		± 0.006 ± 0.03 ± 0.02 ± 0.03 -25	± 0.012 ± 0.012 ± 0.1 ± 0.04 ± 0.1 +85		± 0.009 * * * *	± 0.018 ± 0.018 * * * *	% of FSR ⁽¹⁾ % of FSR % % of FSR % of FSR °C
CONVERSION SPEED Settling Time to $\pm 1/2\text{LSB}$ into 150Ω For FSR Change For 1LSB Change		55 25	65		* *	80	nsec nsec
DRIFT Gain Offset: Unipolar Bipolar Linearity Error Differential Linearity Error		± 10 ± 0.25 ± 0.012 over Temp. Range (max) ± 0.025 over Temp Range (max)	± 20 ± 0.5 ± 10 ± 0.025 over Temp. Range (max) ± 0.04 over Temp. Range (max)		± 20 ± 0.5 ± 0.025 over Temp. Range (max) ± 0.04 over Temp. Range (max)	± 40 ± 1 ± 15 ± 0.025 over Temp. Range (max) ± 0.04 over Temp. Range (max)	ppm/°C ppm of FSR/°C ppm of FSR/°C % of FSR % of FSR
OUTPUT							
ANALOG OUTPUT Output Current: Unipolar Bipolar Output Voltage Ranges with External Op Amp: Unipolar Bipolar Output Impedance: Unipolar Bipolar Output Compliance		0 to -10 -5 to +5 0 to +10 -5 to +5 170 150 -4			* * * * * *		mA mA V V Ω Ω V
POWER SUPPLIES							
Power Supply Sensitivity: $+V_{CC}$ $-V_{CC}$ V_{DD} Power Supply Voltages: $+V_{CC}$ $-V_{CC}$ V_{DD} Power Supply Current: $+V_{CC}$ $-V_{CC}$ V_{DD} Power Dissipation	+11.4 -18 +4.5	+15 -15 +5 +30 -40 +25 1.2	± 0.004 ± 0.001 ± 0.0002 +18 -14 +5.5 +40 -50 +40 1.6	*	*	*	%FSR/% V_{CC} %FSR/% V_{CC} %FSR/% V_{DD} V V V mA mA mA W
PHYSICAL CHARACTERISTICS							
TEMPERATURE RANGE Specification Storage	-25 -55		+85 +150	*		*	°C °C
PACKAGE	24-pin Hermetic Metal DIP 0.6" Pin Row Spacing						

*Specification the same as for DAC812CM.


NOTES: (1) FSR is full-scale range. (2) Adjustable to zero with external potentiometer. Gain error is specified for unadjusted operation using internal resistor network. See Figure 5 and Figure 6.

DAC812

6.2

AUDIO, COMMUNICATIONS, DSP D/A CONV.

MECHANICAL



DISCUSSION OF SPECIFICATIONS

ACCURACY

Linearity of a D/A converter is one of the true measures of its performance. The linearity error of the DAC812 is specified over its entire temperature range. The analog output will not vary by more than $\pm 1/2\text{LSB}$ ($\pm 1\text{LSB}$ for the BM model) from a best-fit straight line over the specified temperature range of -25°C to $+85^{\circ}\text{C}$.

Differential linearity error of a D/A converter is the deviation from an ideal 1LSB voltage change from one adjacent output state to the next. A differential linearity error specification of $\pm 1/2\text{LSB}$ means that the output voltage step sizes can range from $1/2\text{LSB}$ to $3/2\text{LSB}$ when the input changes from one adjacent input state to the next.

Monotonicity over a -25°C to $+85^{\circ}\text{C}$ range is guaranteed to insure that the analog output will increase or remain the same for increasing input digital codes.

DRIFT

Gain Drift is a measure of the change in the full scale range output over temperature expressed in parts per million per $^{\circ}\text{C}$ (ppm/ $^{\circ}\text{C}$). Gain drift is established by 1) testing the end point differences for the DAC812 at t_{min} , $+25^{\circ}\text{C}$, and t_{max} ; 2) calculating the gain error with respect to the $+25^{\circ}\text{C}$ value and; 3) dividing by the temperature change. This figure is expressed in ppm/ $^{\circ}\text{C}$ and is given in the electrical specifications (includes internal reference).

Offset Drift is a measure of the actual change in output around the minus full-scale point over the specified temperature range. The offset is measured at t_{min} , $+25^{\circ}\text{C}$, and t_{max} . The maximum change in Offset is referenced to the Offset at $+25^{\circ}\text{C}$ and is divided by the temperature

PIN ASSIGNMENTS

Pin	Function	Pin	Function
1	Bit 1 (MSB, Data Input)	14	Digital Common (V_{CC} Common)
2	Bit 2	15	Analog Common ($\pm V_{\text{CC}}$ Common)
3	Bit 3	16	Analog Common ($\pm V_{\text{CC}}$ Common)
4	Bit 4	17	Analog Common ($\pm V_{\text{CC}}$ Common)
5	Bit 5	18	Analog Common ($\pm V_{\text{CC}}$ Common)
6	Bit 6	19	V_{DD} (Logic Supply)
7	Bit 7	20	I_{OUT} (Current Output)
8	Bit 8	21	R_{I} (Application Resistor)
9	Bit 9	22	BPO (Bipolar Offset)
10	Bit 10	23	$-V_{\text{CC}}$ (Negative Analog Supply)
11	Bit 11	24	$+V_{\text{CC}}$ (Positive Analog Supply)
12	Bit 12 (LSB)		
13	No connection		

range. This drift is expressed in parts per million of full scale range per $^{\circ}\text{C}$ (ppm of FSR/ $^{\circ}\text{C}$).

COMPLIANCE

Compliance voltage is the maximum voltage swing allowed on the current output node in order to maintain specified accuracy. The maximum compliance voltage of the DAC812 is $\pm 4.0\text{V}$.

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR per percent of change in either the positive or negative supplies about the nominal power supply voltages. To insure precision operation, each supply lead should be bypassed to ground as close to the unit as possible with a $1\mu\text{F}$ CS-type tantalum capacitor.

GROUNDING

Care must be exercised when grounding the DAC812 (pins 14, 15, 16, 17, and 18). In order to preserve the stated linearity and accuracy specifications it is necessary to use the ground pins as the analog ground reference point. Any voltage drop that develops between any of these five pins and the actual ground reference point will degrade the performance of the DAC812. To achieve fast settling performance it is recommended that pins 14 through 18 be returned directly to a ground plane (see Figure 1). The analog ground should be located as close to the DAC812 as possible. Otherwise, the accuracy will be degraded by the voltage drop in the ground lines.

SETTLING TIME

Settling time for the DAC812 is the total time required for the output to settle within an error band around its




FIGURE 1. DAC812 Grounding Using Feedback Resistor to Generate Output Voltage.

final value after a digital input change. This time includes the digital delay of the internal switches.

Figure 2 shows a typical settling time curve of the DAC812 versus output error. This curve is for full-scale digital code changes. Figures 3 and 4 show typical measured settling time characteristics of the DAC812.

In order to achieve the minimum settling time, it is necessary to observe the following good high frequency construction techniques.

1. The power supplies should be bypassed by 1 μ F CS-type tantalum capacitors.
2. Use a ground plane to connect common ground points.
3. Remove the ground plane from underneath signal lines where it would add capacitance.
4. Keep analog and digital signal lines physically separated to avoid coupling of the digital signal into the analog paths.




FIGURE 2. DAC812 Typical Settling Time vs. Accuracy




FIGURE 3. Typical DAC812 Negative-to-Positive Full-Scale Output Characteristic.




FIGURE 4. Typical Positive-to-Negative Full-Scale Output Characteristic.

- Bring the source of the digital driving signal as close to the inputs of the DAC812 as possible. If the digital inputs are not clean it will be necessary to reshape them using registers or line drivers. It is recommended that the logic power line be bypassed near the digital logic circuitry as a further measure to achieve clean signals.
- If possible, the DAC812 should be soldered directly into the printed circuit board since connector lead length will cause ringing in the output.

OUTPUT CONFIGURATIONS AND APPLICATIONS INFORMATION

The DAC812 contains a $1.24\text{k}\Omega$ resistor for generating the bipolar offset current and a $1\text{k}\Omega$ resistor which is used as the feedback resistor when used with an external op amp. This thin-film network is constructed on sapphire to provide excellent temperature tracking capability inherent in thin-film networks. These internal resistors along with other internal resistors cause the DAC812 output, in any mode, to be a ratiometric product of the

reference. The feedback resistor has very low power sensitivity so that linearity is maintained independent of digital-code changes. Because this resistor is constructed on a sapphire network, it is possible to have both superior tracking and low capacitance.

Figure 5 shows the DAC812 connected to an external op amp in unipolar and bipolar modes. When the op amp is a Burr-Brown model OPA600 it is possible to achieve settling times to 0.1% accuracy in 150nsec. Output accuracy and linearity specifications are given when connected to an external op amp.

For highest speed operation, the DAC812 should be used without an external op amp. Figure 6 shows how to connect the DAC812 for bipolar and unipolar operation. Figure 7 illustrates how to connect the DAC812 to construct a fast A/D converter.




FIGURE 5. Bipolar and Unipolar Output Connections with External Op Amp.




FIGURE 6. Bipolar and Unipolar Output Connection with Resistor Load Only.




FIGURE 7. DAC812 Used in a Fast A/D Converter.